JPS6114540B2 - - Google Patents
Info
- Publication number
- JPS6114540B2 JPS6114540B2 JP51074876A JP7487676A JPS6114540B2 JP S6114540 B2 JPS6114540 B2 JP S6114540B2 JP 51074876 A JP51074876 A JP 51074876A JP 7487676 A JP7487676 A JP 7487676A JP S6114540 B2 JPS6114540 B2 JP S6114540B2
- Authority
- JP
- Japan
- Prior art keywords
- module
- elements
- address
- galois field
- modules
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Hardware Redundancy (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7487676A JPS5332A (en) | 1976-06-23 | 1976-06-23 | Memory redundance system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7487676A JPS5332A (en) | 1976-06-23 | 1976-06-23 | Memory redundance system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5332A JPS5332A (en) | 1978-01-05 |
JPS6114540B2 true JPS6114540B2 (en]) | 1986-04-19 |
Family
ID=13559972
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7487676A Granted JPS5332A (en) | 1976-06-23 | 1976-06-23 | Memory redundance system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5332A (en]) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0466829U (en]) * | 1990-10-18 | 1992-06-12 | ||
JP2003500786A (ja) * | 1999-05-12 | 2003-01-07 | ギーゼッケ ウント デフリエント ゲーエムベーハー | アドレスのスクランブリング機能付きメモリアレー |
JP2008198355A (ja) * | 2008-05-19 | 2008-08-28 | Toshiba Corp | 半導体集積回路装置 |
JP2012505491A (ja) * | 2008-10-07 | 2012-03-01 | マイクロン テクノロジー, インク. | スタック型デバイスの再マッピングおよび補修 |
JP2012074094A (ja) * | 2010-09-28 | 2012-04-12 | Citizen Holdings Co Ltd | 不揮発性半導体記憶装置 |
WO2012137340A1 (ja) * | 2011-04-07 | 2012-10-11 | 富士通株式会社 | 試験方法および前記試験方法が適用される半導体集積回路 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5625300A (en) * | 1979-08-08 | 1981-03-11 | Sharp Corp | Switching controller for memory block |
US4489403A (en) * | 1982-05-24 | 1984-12-18 | International Business Machines Corporation | Fault alignment control system and circuits |
US4837091A (en) * | 1983-07-07 | 1989-06-06 | Inland Steel Company | Diffusion alloy steel foil |
JPS61286948A (ja) * | 1986-03-19 | 1986-12-17 | Sharp Corp | メモリブロツクの切替制御装置 |
JP3905091B2 (ja) | 2004-02-10 | 2007-04-18 | シャープ株式会社 | 不揮発性半導体記憶装置及びブロック冗長救済方法 |
JP3872062B2 (ja) | 2004-02-10 | 2007-01-24 | シャープ株式会社 | 半導体記憶装置 |
JP2006309815A (ja) * | 2005-04-26 | 2006-11-09 | Fujitsu Ltd | 半導体メモリ |
-
1976
- 1976-06-23 JP JP7487676A patent/JPS5332A/ja active Granted
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0466829U (en]) * | 1990-10-18 | 1992-06-12 | ||
JP2003500786A (ja) * | 1999-05-12 | 2003-01-07 | ギーゼッケ ウント デフリエント ゲーエムベーハー | アドレスのスクランブリング機能付きメモリアレー |
JP2008198355A (ja) * | 2008-05-19 | 2008-08-28 | Toshiba Corp | 半導体集積回路装置 |
JP2012505491A (ja) * | 2008-10-07 | 2012-03-01 | マイクロン テクノロジー, インク. | スタック型デバイスの再マッピングおよび補修 |
US8787101B2 (en) | 2008-10-07 | 2014-07-22 | Micron Technology, Inc. | Stacked device remapping and repair |
JP2012074094A (ja) * | 2010-09-28 | 2012-04-12 | Citizen Holdings Co Ltd | 不揮発性半導体記憶装置 |
WO2012137340A1 (ja) * | 2011-04-07 | 2012-10-11 | 富士通株式会社 | 試験方法および前記試験方法が適用される半導体集積回路 |
Also Published As
Publication number | Publication date |
---|---|
JPS5332A (en) | 1978-01-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4335458A (en) | Memory incorporating error detection and correction | |
JP5913560B2 (ja) | 低密度パリティチェック符号を使用する符号化および復号技法 | |
JP4621715B2 (ja) | メモリ装置 | |
US4402045A (en) | Multi-processor computer system | |
US4037093A (en) | Matrix multiplier in GF(2m) | |
JPS6114540B2 (en]) | ||
JPS59197940A (ja) | 誤り検出・補正メモリ | |
US7028248B2 (en) | Multi-cycle symbol level error correction and memory system | |
JPH0680491B2 (ja) | 有限体の演算回路 | |
JPH081615B2 (ja) | 予備機構を有するメモリ・システム | |
US5751740A (en) | Error detection and correction system for use with address translation memory controller | |
US3714629A (en) | Double error correcting method and system | |
US5691996A (en) | Memory implemented error detection and correction code with address parity bits | |
US4633472A (en) | Multiprocessor computer system comprising n parallel operating computer modules, and computer module for use in such a multiprocessor computer system | |
JPS6326419B2 (en]) | ||
JP2001127645A (ja) | 誤り訂正方法および誤り訂正装置 | |
GB2042228A (en) | Data correcting system | |
US4519079A (en) | Error correction method and apparatus | |
JPS6326418B2 (en]) | ||
JP2662472B2 (ja) | 誤り訂正処理用シンドローム演算回路 | |
EP0584864B1 (en) | A hardware-efficient method and device for encoding BCH codes and in particular Reed-Solomon codes | |
CA1082815A (en) | Table lookup direct decoder for double-error- correcting (dec) bch codes using general pair of syndromes | |
JP2603244B2 (ja) | 誤り訂正装置 | |
RU2037271C1 (ru) | Устройство для коррекции ошибок | |
SU1660054A1 (ru) | Зaпomиhaющee уctpoйctbo c koppekциeй moдульhыx oшибok |